COE 608 Lab 1

Nini Yang

A screenshot of a computer

Description automatically generated

A screenshot of a computer

Description automatically generatedFunctional Simulation

A screenshot of a computer

Description automatically generatedTiming Simulation

The output is slightly delayed due to logic elements and wires in the FPGA device